应客户要求，我公司成功破解R5F562TADDFF芯片，QFP-100封装。欢迎有此芯片解密的客户与我们联系。芯片解密项目负责人电话：13725570002 周工
Features
■ 32-bit RX CPU core
 Max. operating frequency: 100 MHz
Capable of 165 DMIPS in operation at 100 MHz
 Single precision 32-bit IEEE-754 floating point
 Accumulator handles 64-bit results (for a single 
instruction) from 32- × 32-bit operations
 Multiplication and division unit handles 32- × 32-bit 
operations (multiplication instructions take one CPU 
clock cycle)
 Fast interrupt
 Divider (fastest instruction execution takes two CPU 
clock cycles)
 Fast interrupt
 CISC Harvard architecture with 5-stage pipeline
 Variable-length instructions: Ultra-compact code
 Background JTAG debugging plus high-speed tracing
■ Operating voltage
 Single 3.3- or 5-V supply; 5-V analog supply is possible 
with 3.3-V products
■ Low-power design and architecture
 Four low-power modes
■ On-chip main flash memory, no wait states
 100-MHz operation, 10-ns read cycle
 No wait states for reading at full CPU speed
 64-Kbyte/128-Kbyte/256-Kbyte capacities
 For instructions and operands
 User code programmable via the SCI or JTAG
■ On-chip data flash memory
 Max. 32 Kbytes, reprogrammable up to 30,000 times
 Erasing and programming impose no load on the CPU.
■ On-chip SRAM, no wait states
 8-Kbyte/16-Kbyte SRAM
 For instructions and operands
■ DMA
 DTC: The single unit is capable of transfer on multiple 
channels
■ Reset and supply management
 Power-on reset (POR)
 Low voltage detection (LVD) with voltage settings
■ Clock functions
 External crystal oscillator or internal PLL for operation at 
8 to 12.5 MHz
 Internal 125-kHz LOCO for the IWDT
 Detection of main oscillator stoppage (for IEC 60730 
compliance)
■ Independent watchdog timer 
(for IEC60730compliance) 
 125-kHz LOCO clock operation
 Software is incapable of stopping the robust WDT.
■ Up to 7 communications interfaces
 1: CAN (compliant with ISO11898-1), incorporating 32 
mailboxes
 3: SCIs, with asynchronous mode (incorporating noise 
cancellation), clock-synchronous mode, and smart-card 
interface mode
 1: I2C bus interface, capable of SMBus operation
 1: RSPI
 1: LIN
■ Up to 16 16-bit timers
 8: 16-bit MTU3: 100-MHz operation, input capture, 
output compare, two three-phase complementary PWM 
output channels, complementary PWM imposing no load 
on the CPU, phase-counting mode
 4: 16-bit GPT: 100-MHz operation, input capture, output 
compare, four complementary single-phase PWM output 
channels, or one three-phase complementary PWM 
output channel and one single-phase complementary 
PWM output channel, complementary PWM imposing no 
load on the CPU, operation linked with comparator (for 
counting and control of PWM-signal negation), detection 
of abnormal oscillation frequencies (for IEC 60730 
compliance)
 4: 16-bit CMT
■ Three A/D converter units for 1-MHz operation, 
for a total of 20 channels
 Three units are capable of simultaneous sampling on 
seven channels 
 Self diagnosis (for IEC60730 compliance) 
 8: Two 12-bit ADC units: three sample-and-hold circuits, 
double data registers, amplifier, comparator
 12: Single 10-bit ADC unit
■ CRC (cyclic redundancy check) calculation unit
 Monitoring of data being transferred (for IEC 60730 
compliance)
 Monitoring of data in memory (for IEC 60730 
compliance)
■ Up to 61 input–output ports and up to 21 input-only
 ports
 PORT registers: Monitoring of output ports (for IEC 
60730 compliance)
■ Operating temp. range
 –40C to +85C 
深圳耐斯迪科技专注于IC反向程序提取，PCB反向开发等系列反向技术服务，欢迎来电咨询。